The CD4021 is a CMOS 8-stage parallel or serial-input/serial output static shift register with common clock and parallel/serial control inputs, a single serial data input and individual parallel “JAM” inputs to each register stage. Each register stage is D-type, flip-flop. In addition to an output form stage 8, “Q” outputs are also available from stages 6 and 7. In the CD4021B serial entry is synchronous with the clock by parallel entry is asynchronous. In both types, entry is controlled by the parallel/serial control input. When parallel/serial control input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the parallel/serial control input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021, the clock input of the internal stage is “forced” when asynchronous parallel entry is made.